Cart
  • Free Shipping on all orders in Australia
  • Over 7 million books in stock
  • Proud to be B-Corp
  • We aim to be carbon neutral by 2022
  • Over 120,000 Trustpilot reviews
Item 1 of 0
Layout Optimization in VLSI Design By Bing Lu

Layout Optimization in VLSI Design by Bing Lu

Condition - New
$327.19
Only 2 left

Summary

Chapter 2 introduces a new design methodology - the interconnect-centric design methodology and its centerpiece, interconnect planning, which consists of physical hierarchy generation, floorplanning with interconnect planning, and interconnect architecture planning.

Layout Optimization in VLSI Design Summary

Layout Optimization in VLSI Design by Bing Lu

Introduction The exponential scaling of feature sizes in semiconductor technologies has side-effects on layout optimization, related to effects such as inter connect delay, noise and crosstalk, signal integrity, parasitics effects, and power dissipation, that invalidate the assumptions that form the basis of previous design methodologies and tools. This book is intended to sample the most important, contemporary, and advanced layout opti mization problems emerging with the advent of very deep submicron technologies in semiconductor processing. We hope that it will stimulate more people to perform research that leads to advances in the design and development of more efficient, effective, and elegant algorithms and design tools. Organization of the Book The book is organized as follows. A multi-stage simulated annealing algorithm that integrates floorplanning and interconnect planning is pre sented in Chapter 1. To reduce the run time, different interconnect plan ning approaches are applied in different ranges of temperatures. Chapter 2 introduces a new design methodology - the interconnect-centric design methodology and its centerpiece, interconnect planning, which consists of physical hierarchy generation, floorplanning with interconnect planning, and interconnect architecture planning. Chapter 3 investigates a net-cut minimization based placement tool, Dragon, which integrates the state of the art partitioning and placement techniques.

Table of Contents

Preface. 1. Integrated Floorplanning and Interconnect Planning; H.-M. Chen, et al. 2. Interconnect Planning; J. Cong. 3. Modern Standard-cell Placement Techniques; X. Yang, et al. 4. Non-Hanan Optimization for Global VLSI Interconnect; J. Hu, S.S. Sapatnekar. 5. Techniques for Timing-Driven Routing; J. Lillis. 6. Interconnect Modeling and Design with Consideration of Inductance; L. He. 7. Modeling and Characterization of IC Interconnects and Packagings for the Signal Integrity Verification on High-Performance VLSI Circuits; Y. Eo. 8. Tradeoffs in Digital Binary Adder Design: the Effects of Floorplanning, Number of Levels of Metals, and Supply Voltage on Performance and Area; V. Kantabutra, et al.

Additional information

NLS9781441952066
9781441952066
1441952063
Layout Optimization in VLSI Design by Bing Lu
New
Paperback
Springer-Verlag New York Inc.
2010-11-23
288
N/A
Book picture is for illustrative purposes only, actual binding, cover or edition may vary.
This is a new book - be the first to read this copy. With untouched pages and a perfect binding, your brand new copy is ready to be opened for the first time

Customer Reviews - Layout Optimization in VLSI Design