Systemverilog for Design by Stuart Sutherland
SystemVerilog is a rich set of extensions to the IE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs. This book, SystemVerilog for Design, addresses the first aspect of the SystemVerilog extensions to Verilog. Important modeling features are presented, such as two-state data types, enumerated types, user-defined types, structures, unions, and interfaces. Emphasis is placed on the proper usage of these enhancements for simulation and synthesis. A companion to this book, SystemVerilog for Verification, covers the second aspect of SystemVerilog. 'The development of the SystemVerilog language makes it easier to produce more efficient and concise descriptions of complex hardware designs. The authors of this book have been involved with the development of the language from the beginning, and who is better to learn from than those involved from day one?' Greg Spirakis, Vice President of Design Technology, Intel Corporation 'As a compan| SKU | Unavailable |
| ISBN 13 | 9781402075308 |
| ISBN 10 | 1402075308 |
| Title | Systemverilog for Design |
| Author | Stuart Sutherland |
| Condition | Unavailable |
| Binding Type | Hardback |
| Publisher | Springer-Verlag New York Inc. |
| Year published | 2003-06-30 |
| Number of pages | 402 |
| Cover note | Book picture is for illustrative purposes only, actual binding, cover or edition may vary. |
| Note | Unavailable |