Finite State Machine Datapath Design, Optimization, and Implementation by Justin Davis
Finite State Machine Datapath Design, Optimization, and Implementation explores the design space of combined FSM/Datapath implementations. The lecture starts by examining performance issues in digital systems such as clock skew and its effect on setup and hold time constraints, and the use of pipelining for increasing system clock frequency. This is followed by definitions for latency and throughput, with associated resource tradeoffs explored in detail through the use of dataflow graphs and scheduling tables applied to examples taken from digital signal processing applications. Also, design issues relating to functionality, interfacing, and performance for different types of memories commonly found in ASICs and FPGAs such as FIFOs, single-ports, and dual-ports are examined. Selected design examples are presented in implementation-neutral Verilog code and block diagrams, with associated design files available as downloads for both Altera Quartus and Xilinx Virtex FPGA platforms. A working knowledge of Verilog, logic synthesis, and basic digital design techniques is required. This lecture is suitable as a companion to the synthesis lecture titled Introduction to Logic Synthesis using Verilog HDL. Table of Contents: Calculating Maximum Clock Frequency / Improving Design Performance / Finite State Machine with Datapath (FSMD) Design / Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs-
Arduino IV: DIY Robots
-
3D Printing
-
Mixed-Signal Generic Testing in Photonic Integration
-
MSP430 Microcontroller Lab Manual
-
Arduino V: Machine Learning
-
Programming the ARM Cortex-M4-based STM32F4 Microcontrollers with Simulink
-
Arduino III
-
Arduino VIII
-
Microcontroller Programming and Interfacing with Texas Instruments MSP430FR2433 and MSP430FR5994
-
Noise Contamination in Nanoscale VLSI Circuits
-
Representations of Multiple-Valued Logic Functions
-
Beyond Binary Memory Circuits
-
Modeling Digital Switching Circuits with Linear Algebra
-
Circuit Analysis with Multisim
-
Embedded System Design with the Atmel AVR Microcontroller II
-
Introduction to Noise-Resilient Computing
-
Arduino VI
-
PSpice for Circuit Theory and Electronic Devices
-
Mismatch and Noise in Modern IC Processes
-
Pragmatic Circuits
-
Embedded Systems Design with the Texas Instruments MSP432 32-bit Processor
-
Multiple-Valued Logic
-
Microcontrollers Fundamentals for Engineers and Scientists
-
An Introduction to Logic Circuit Testing
-
Heterogeneous SoC Design and Verification
-
Pragmatic Power
-
PSpice for Analog Communications Engineering
-
High-Speed Digital System Design
-
PSpice for Digital Signal Processing
-
Introduction to Logic Synthesis using Verilog HDL
-
Bad to the Bone
-
Advanced Circuit Simulation Using Multisim Workbench
-
Embedded Systems Interfacing for Engineers using the Freescale HCS08 Microcontroller I
-
Fundamentals of Electronics
-
Pragmatic Electrical Engineering
-
Introduction to Embedded Systems
-
Progress in Applications of Boolean Functions
-
Asynchronous Sequential Machine Design and Analysis
Justin Davis (Los Angeles, CA) is the COO of MKPartners, a Salesforce.com consulting firm that works with corporations, government agencies, educational institutions, and nonprofits. MK Partners follows its own advice by adopting Salesforce.com for internal procedures and remaining current with software as a service and other web technologies.
| SKU | Unavailable |
| ISBN 13 | 9783031797750 |
| Title | Finite State Machine Datapath Design, Optimization, and Implementation |
| Author | Justin Davis |
| Series | Synthesis Lectures On Digital Circuits And Systems Ser |
| Condition | Unavailable |
| Binding Type | Paperback |
| Publisher | Springer International Publishing AG |
| Year published | 2007-12-31 |
| Number of pages | 113 |
| Cover note | Book picture is for illustrative purposes only, actual binding, cover or edition may vary. |
| Note | Unavailable |